hi
when I test the my mapping within the design mode of XI, it works fine and the gives me the correct output. But when i run it thru the entire cycle and check it in SXI_MONITOR, the results are not as expected. Any specific reason for this? Does this mean my mapping is not defined properly
thx,
Pradip